This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(1) 日本位用井市(ファ)

灬公開特許公報 🔥

(1) 17年异二年全部委員

特開平8-125066 (())公成日 年虹を成(1996) SA17B

(SI) far (I.

互別記号 作用复理器号

F I

在的表示显示

NOIL 13/12

13/:1

A 6921-48

HOIL 23/12

智慧技术 系数式 指求项的数4 FD (全7页)

(11)出血多年

MM#6-284536

(72) 比重日

平成6年(1994)10月26日

(71)比据人 000002897

大多字的对称或金丝

医双氯酚啶医用名比克时一丁草 1 章 1 号

(77) 孔明者 八木 岩

京京总统度区市省北京町一丁县 1 書 1 号

大日本即制器式会社內

(71)兄弟者 森田 证券

实现在新客区市农业实现一个自 1 等 1 号

大日本印刷的区余社内


(71)代智人 弁理士 小笠 炸臭


(54) 【発明の名称】程度好止型率基本基金とそれに用いられるリードフレーム。及び程度対止型率基本装置の製造力法

(\$1) (复约)

【目的】 芝なる智慧対止原準端件表現の本無限化。本 観点化が求められている中、本温学を選バッケージサイ ズにおけるテップの占有率を上げ、非過件基礎の小型化 に対応させ、共発に収集のTSOP等の小型パッケージ に簡単であった至なる多ピン化を実際した意質制止層中 黑林蓝星老花员丁令.

【征定】・中国体景千の幾千何の器に、中間作品千の第 子と電気的に可能するための内部成子部と、中枢体表子 の親子側の個へ数交してお解へと向く方が音集への技術 のための外部機を置と、自犯内部維予部と外部権予部と を運<mark>能する複数リード部とも一体とした</mark>な食のリード部 とそ、連盟権を利用を介して、在考して設けており、点 つ。御物温底年への実験のための平田からなる外部地框 そ前記技会の各リードの方包は子部に連結させ、少なく とも森記を思からなう方式な底の一部に名は高より外部 に異出させて扱けている。





【はごけぶらん色】

【建水煤】】 生果以至于内容于外内面に 二氢以至于 の選子と反気的に結婚するための内閣は子針と、主選化 菓子の菓子町の正へ送文してた思へと向くた訳回路への 移民のための外部電子部と、心記内部電子製と外製電子 却とを連絡する技界リード似とも一体としたリード値も 在私命。絶縁な考れ層を介して、他なしてなけており。 - 直つ、回路基本等への大名のためりキモからなる方置な 様を胸花は灰のをリードの力製は子供に連ねさせ、少な 我に毎出させてほけていることを外方とても実践り止急 非误算名置。

【建太保2】 - は太保1において、半歳兵ま子の皇子は 半温はま子の双子匠の一丸の辺の双中心を昇上にそって 配置されており、リードがはなかの様子を成むように対 用し刃及一対の辺にないかけられていることも無理とす 5世份到止型中诺耳负责。

【経球理3】 年祖は至子の母子と母気的にひまてらた めの内部双子部と、か思厄耳と見及てるためのか針双子 節と、 収記内 製菓子郎とか貫菓子郎とも連稿する作品リー 10 ード部とを一体とし、はカロロ子針を、77月リード型を かして、 リードフレームをから何文する一方向的に交出 をせ、 対向し先は部局士で選ば使そ介しては及する一対 り内部電子区を双型なけており、立つ、それを電子室の 予制で、ほぼりード郎と並なし、一年として全年を在時 Fる外に配を立けていることをM在とするリードフレー

【四次項4】 本述体気子の粒子動の節に、本道体象子 1 第子と電気的に基礎するための内閣は子群と、本語は 子の電子側の面へを交してかあへと向くか配回算への 10 規のための外包以下部と、北北内部は千世と外部選手 、 とそ返応するほぼリードぎとそー年としたな色のリー 鮮とモ、姶原住着お尽を介して、色々して及けてお 、 旦つ、 但路高板等への支収のための半田からならか 電腦を収記技数のおりードの力量基子部に連絡をせ、 なくとも母兄年田からなるの意見経の一貫は智慧家と 外部に高出させて及けている複数対止変率過去を含め 皇万益であって、少なくとも、(A)エッチングDII で、車輌体数子の電子と右気的にに乗するための内容 予部と、外部回路と採用するための外部電子部と、お は チからタビン化に対しても確おがええてきた。 7.節競子部と力 びは子郎とも近年する対象リード的と 一体とし、双外製造子包を、作成リードをそ介して、 - ドフレーム面から意文する一方向れに兵出させ、ガ - 先級部院 土で道路値を介して世界する一対の内部隊 5を収点をけており、且つ、もれ草電子部の方象で、 1.リード群と連絡し、一年として2年モ兵乃下らかね 及けているリードフレームを作むする工法。(8) (リードフレームの外製塩子部鉄でない部(京都)に :将无数付。打ち以老点型により、万用する内置電子

けられた見がれてそれらばず、 リートフレームのけらば がれた意見が主要は多子の第三数にくさようにして、丸 延月草以もたして、ツートフレーム文件を三名は出きへ 反似する工程。(C) リードフレームの5万尺も右心不 夏の転分を行ちばできかによりの飲料金でもご覧。

(D) 非異体を子の電子部と、切断されて、そのは多子 へ厚慰された内閣は子訳の先輩就ともワイナボンディン グしたほに、 解除により方面減予制度のみも方面に食出 ラヴァタはそれにする工程。 (E) なおかれになかした くともお記年色からならの武を係の一度に軍攻撃よりお、10 方を電子は固に平色からなられば急後も月前でう工物。 とも含むことを中国とする物理対比を中華は2回のなる 7 G.

(発勢の打破な反射)

100011

【産業上の利用分針】本民県は、本道なま子もなどであ 御耳針止裂の中枢位象症(ブラステックパッケージ)に 終し、共に、実装を改も向上させ、まつ、チビン化に対 応できる半温が出席とその料止方法に成てる。 100021

【贫泉の食術】近年、早課食食器は、原具性化、小型化 住前の進歩と電子優好の単位軟化と見得更小化の傾向 (時間) から、LSIのASICに代目でれるように、 ま丁ま丁黒黒松化、黒鼠紋化になってきている。これに 見い。リードフレームモ無いた灯止気のキュロスなブラ ステックパッケージにおいても、その年兄のトレンド nt. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく ヒトませ) のような意思実装型のパッケージも MET. TSOP (Tin Small Outline Package) の以及による常型化モ主母としたパ ッケージの小型化へ、 さらにはパッケージ内式の3 4元 化によるチップを約30年内上を目的としたLOC (Le ad On Chip) の鉄道へと進展してせた。しか し、音響対止型単語体書館パッケージには、本集技化、 本番島化とともに、更に一度の多ピン化、存金化、小型 北が京の6でおり、上記書乗のパッケージにおいてもチ ップ外角部分のリードの引き回しがあるため、パッナー ジの小型化に維界が見えてきた。また。TSOP号の小 セパッケージにおいては、リードの引き回し、ピンピッ (00031

【臭味が解放しようとする異数】 上記のように、 気似る 推算對正型半級共享者の高泉技化、高級試化が求められ ており、歌雄對此数年級体盤世パッケージの一度の多ピ ン化、産製化、小製化が出められている。ま見味は、こ のような状況のもと、単端食品量パッケージサイズにお けるテップの占有本モ上げ、申請は豆腐の小型化に対応 させ、田馬正板への文皇原在モビ属ででも、おち、田井 生を接戻する高級部とは正理部に対応する位置になった。 おはおお信を対象しようとするものである。また、京和

に位果のアSOPEの小型パッケージに困難であった更 なる多ピン化も実績しようとてろものである。 10004)

1

【は見を展表するための年段】本見紙の形容別止気する **仏皇皇は、年祖は京子の位子側の面に、年祖は京子の道** 子と電気的に起路するための内袋電子割と、平温は煮子 の以子例の面へは欠して力却へと向く力却を持への注釈 のための外別被子群と、原記内部電子節と外部電子部と モ盗ねてる技成リード似とも一体とした社会のリード部 つ。色質基度与への演算のための本田からなる方式を感 を刷足な女のもリードの力量は子裏に基础させ、少なく こも氏記年田からなるの食者長の一部は保証者よりの部 に異出させて立けていることをM型とするものである。 肉、上紀において、内容電子器と力器電子器とも一杯と した江麓のリード部の紀代を中華は皇子の紀子似節上に 二次元的に配列し、力群党者都も中田ボールにて足成す SCECEDBOA (Ball Oric Arra y) タイプの形段対比数半端は基準とすることしてき **&** .

【0005】そして、上記において、半異体象子の電子 は中語弁は子の総子節の一弁の辺の耳中心包装上にそっ て配回されており、リード部は営食の菓子を決むように 対向し収記一対の辺に沿い位けられていることを負担と するものである。また、本党時のリードフレームは、旅 韓針止収率場件以世界のリードフレームであって、半年 体菓子の菓子と電気的に基準するための内部電子部と、 外部国界とほぼするための外部電子型と、内尼内型電子 部と外部総子部とそ近はするは取り一ド都とそ一体と し、以お似境子男モ、は取り一ド部モ介して、リードフ 30 レーム部から崔交丁ろ一方向側に共出させ、対向し先輩 製剤士で連絡部を介して世史する一片の内閣位子祭を及 象章けており、 まつ、 ちかぎ電子部の外側で、 は放り~ ド部と運动し、一体として全体を保持する方の部を設け ていることを共産とするものである。席、上記リードフ レームにおいて、内部電子部と力部電子部とそれを基础 する協蔵リード部とモー体とした最为を複数リードフレ 一ム部に二次元的に配列するしておよすることにより8 CA (Ball Crid Array) 9470ED 対止双手塔作在世界のリードフレームとすることもでき ð.

【0006】本民祭の教育別止促半毎年収収の製造方法 は、卓容作泉子の北子側の部に、亨楽井泉子の柱子とな 気的に肩胛するための内部離子部と、甲冑は京子の単子 朝の者へ征交してかまへと向くかが思ふへのは成のため の外部位子供と、以記内部部子等と外部位子供とモ連体 する後載リード値とモー体とした発表のリード値とも、 絶異性を料理を介して、数写して立けており、立つ、他 **等基度等への実生のための4日からなられませ至そ気之** 存款のおり一ドのの点は千年に許立させ、ルのインチの (*)

足を色からなる方面で色の一番に変換せるでの点にはよ でせて低けている前段月点祭中華の名字の記え方はでき って、少なくとも、(A)ニッテングルエにて、 ** きゅ ま子のま子と母系的に以降するための内部電子部と、 ち 原因為と見ばするための九星渡子原と、 和紀内部 故子屋 と外収成子訳とを選択する方式リード訳とモーはとし、 盆丸製菓子餅を、び成りード就を介して、 リードフレー ム鹿から正文する一方向的に兵士でで、 万向 し元 双秋島 まてきりぎそかしては尺寸ろっりの内が双子 釘 もお 草豆 とを、絶論は意味度を介して、数単して広げており、且 10 けており、且つ、るれを菓子型の方面で、存成リート群 と連絡し、一体として全体を成所する力や用も思りてい ろりードフレームモロミエラ工芸。(8) むだりードフ レームの外部は子供例でない器(製品)に始急れを説 け、打ちはを金型により、対向する内閣総子郭陽士を放 数する温な低と試置は単に対応する位便に設けられた地 中午と七月5ほぞ、リードフレームの打ちほかれた配分 が申請はま子の菓子並にくるようにして、私名は単杉も 介して、リードフレーム全年モキ選びま子で原数でる工 権。 (C) リードフレームの力や怠そさむ不要の包分を 打ちはを全型により切断対击する工程。 (D) 平板体流 子の君子其と。切断されて、キミは京子へは思された内 彗星子針の先な感とモワイヤボンデイングしたほに、 網 雄によりが直接子屋匠のみそが単に意比させて全体を封 止する工程。(E) 取記外界に貫出した外部数子部部に 宇宙からなうが展現底を作覧する工程。 とそさ ひことを 特殊と下ろしのである。

[0007]

【作用】本見明の推荐対止版中選并名献は、上記のよう な状成にすることにより、半年4女ほパッケージサイズ におけるテップの占有事を上げ、中華体制量の小型化に 対応できるものとしている。如ち、半年井女座の田井基 底への実装を技を低減し、旧算品質への実象を皮の向上 を可能としている。なしくは、共都電子製、外部電子部 とモー弁とした社会のリード首を中華を菓子屋に始めた らっちょがして無定し、 お記れ業電子部に 平田 からなる 外部電影器を連絡をせていることより、 名屋の小型化モ 雑成している。そして、上記4日からなる外部電極部 を、卓容は京子斯には平方な事で二大元的に配表するこ とにより、辛素な禁忌の多ピン化を可能としている。 本 日からなる力を発展者も中田ボールとし、二次元的には 外部電響器を配押した場合にはBCAタイプとなり、 平 確非重量の多ピン化にも対応できる。また、上記におい て、中華体系子の菓子が申请弁ま子の菓子屋の一分の辺 の時中心部員上にそって記せされ、リード部は罹患の単 子を挟むように共向しれ足一分の辺に沿い並けられてお り、成果な装造とし、量差性に進した装造としている。 本党界のリードフレームは、上尺のような異点にするこ とにより、上記書な計止型中国有象区の間違毛可能とイ ろものであるが、過せのリードフレームと異様のエッチ

之所不充义,工具部内保持产业发生自作品在内容化为压 は、上記リードフレームも思いて、リートフレームの方 意識子配例でない面(裏面)に見及りを広げ、行ちはま 全要により、万向する内部は子が向まも存在する選及数 とは連絡的に対応する位置に合けられた地質化とそれち ほき、リードフレームの月ちはかれた瓜分が半温体息子 の菓子部にくるようにして、お記録をはそかして、リー ドフレーム全はモキ軍は菓子へなれし、リードフレーム の外や紅を含む不多の足分を打ちはさまだによりの試験 去することにより、内部で子と方式為子を一角としたは 10 Mに達成できるものである。本来場所においては力部を みも少なすれば久安上に存むした。で見味の、すれは裏 長の小型化が可能な、且つ、多ピン化が可見な無線料止 型半導化基度の作型を可取としている。

(000B)

٠, ۵:۰

【実施的】本見朝の世段月止型年間は草原の実施の主は 下、日にそって京朝する。日1(2)は下京東外部は計 止型キ基体装定の断定数は区であり、殴り(b)は食量 の森状区である。日1年、100に原設打止産業を住状 産。101は手書は金子。102はリード点、102A リード部、10~1 Aに双子幕(パッド部)、103ほつ イナ、104は地路は常村、105に世段家、106年 年田(ベースト)からなるのなる低である。 本実友判据 算財正型半端体整度は、後述するリードフレームを無い たもので、内式は子郎102A、九気は子郎1028モ 一体としたL字型のリード部102そ多数年間作業子1 01上に地球推奨材10くを介して搭載し、直つ、力器 数子割1028先に下巴からなるの名を包を配数数10 5 よりガロへ突出させて立けた。パッケージを住が基本 調査を展の面接に確立する形質対点型を基件を建てる。 り。回知基準へ存むされる点には、半田(ベースト)を 応制、動化して、外部電子の102Bが外面を持と考集 的比较级之九名。本文范内家政府正发中毒体征之位,因 1 (b) に示すように、中枢体象子 | 0 | の粒子盤 (パ アド部)101人は年曜年京子の中心はしはそろれ向し て2日づつ。中心無しにかって配合されており、リード 質1026、内部電子部102人が収記電子部(ハッド 益) に与った位置に単数弁束子101の高の方向に中心 なを飲み対向するように配成をわている。 外部選手部) D 2.8 は内部電子医102Aから技成リード第102C (6)ドフレームを採う00の展表に感光性のレジスト301 を介して離れて意味し、ほぼ半年年ま子の飲品をでに誰 - た位置で半導件工子面に位欠する方向に、 豚状リード 1020かし子に乗がり、方式は子思1028はその元 3に位置し、半年年ま子の缶に平方な岳万内で一次元的 こ配列をしている。かち、中心はしも飲みで丸の力製剤 ¹毎102日の配列を投けている。そして、8カゼ以子 『仁蓮雄させ、年田(ベースト)からならのごを低10 ・そ朝政部105よりガゼに京出させて忍けている。 1. **純純原度料 | 0 4 として**は、 | 0 0 μ m Ø のポリイ

と誓)も思いたが、他には、シリコン業成ポリイミドリ TA1715 (在本へークライトは式を仕) やいほん☆ 万年尼州C52C0(巴州祭祀后民会社口型) 不成的理 げられる。上花宮花舟では、 4田ペーストからなる丸は 文任であるが、 この気分は4 田ボールに代えてしまい。 点。本業見的複雑計止な本語作名のは、上足のように、 パッケージ配復が数半点体装備の圧性に発音する。面は 的に小変化されたパッケージであるが、自み方向につい ても、以1、0mm乗以下に下うことができ、R欠し向 88七、キ888子の双子墓(パッド名)におい2月に 紀八したが、 中端 体象子の様子の位在を二次元的に 配金 し、大型電子部と外部電子製との一体となった見みを頂 12、平温片至于の 23 千菱倒に二次元的に配弁して存 数十 ろことにより、 本選件を子の、一層の多ピン化に十分対 ETES.

【0009】 広いで、ま見気のリードフレームの玄花向 を思げ、包にもとづいて広帆する。 本実品的リードフレ ームは、上尺矢筋矢をは女名在に 思いられたものであ は内部以子型、1028に方式は子群、102Cに注意(18) ろ。配2に実際何リードフレームの平正配を示すしの で、国2中、200はリードフレーム、201に六年章 子馬、202ほの都電子品、203ほぼ放り一下日、2 0.4は混ね感、2.0.5は外な感である。リードフレーム は42含金(Ni42%のFc含金)からなり、リード フレームの見さは、内部見子書のある常の記でり、05 mm、力算量子質のある厚点質でで、2mmである。内 部総子祭の対向する先端部県士モ連続する連結部205 も背肉(O、 O S mm 厚)に形成されており、ほ逆する 本基件状態を作製する皿の打ちはき金型にて打ちはさし 38 食い鉄路となっている。本実元兵では外部原子長202 は九以てあるが、これに発定はされない。また、リード フレームタHとして 4 2合金モ果いたがこれに厚定され ない。展表を全ても高い。

[0010] 次に、上記賞異典リードフレームの製造方 及を聞を思いて点量に改明する。 即 4 は本共長的リード フレームを製造した工程を示したものである。元で、 4 2 音乗 (N | 4 2 ×のFe音主) からなる。声をひ、2 mmのリードフレーム 京賞 3 0 0 モ 印献し、 低の出版モ 放放年を行い入く式庁の取した(申え(*)) は、リー モ虫感し、乾燥した。(図3(6))。

よいて、リードフレーム 無 は 3 0 0 の 純星から原定のパ ナーン基モ県いてレジストの原定の異分のみに自光モ行 った後、秋日必難し、レジストパターン301Aモお兵 Lt. (2) (c))

典レジストとてしは京京応応を収金社会の平方監察状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパナーン301人を創業量は無として、57°C. ド系の熱可型性がを取出以上22C(B立化成長医療)10 月300の異菌からスプレイエッチングして、わわわば

の単面区が記されるでのとリートフレーニをはなした (B3 (c)), E2 (b) OU, E2OA) - A2E おける必要はである。このは、レジストをお願したほ。 氏仲処理を取したは、 糸足の足所(内部以子針分を含む 毎年)のみに全メッキを見を行った。(仰3(e)) 南、上記リードフレームの旨造工法においては、**図**2 (b) に示すように、厚た郡と森木都もお成するため。 ガ配菓子だれ花断からのエッテング (常台) を多く行 い、反共産的からは少なのにエッチング (耳片) モ行っ た。また、モメッキに代え、様メッキやパラジウムメット10 食の半田が残られれば良い。 キでも長い。上記のリードフレームの口込力及は、1ヶ の半点は久宝を作収するために必要なリードフレーム! ケの製造方法であるが、端末は生産性の低から、リード フレール事材をエッテングの工する様、都2にポナリー ドフレームを発き継承付けした状態で作品し、上記の工 ほそ行う。この場合は、回2に糸ずガ粋第205の一部 に選及する仲以(配糸していない) モリードフレームの が何に受けて延りけせせとする。

【0011】 本に、上足のようにしては暮されたリード フレームを思いた。本見略の指揮対止数半温体収度の数(18) 遠方はの実施例を思にせって放射する。 図4は、主実施 興福雄計止型中半年に表示していまる。 回るに示すようにしては似されたリードフレーム400 の外部領子部402形式器(音器)と対向する裏部に、 ポリイミド系無理化型の絶異は常材(テープ)40) (日立化成株式会社型、HM122C) 七、400° C. 6 Kg/m'で1、0 対象圧をして貼りつけた(図 4(a))。 この状態の平置回を図るに示す。この世代 ち以き企型405A、405Bにて(図4(b))、月 南丁省内部准子部の先政部を認めてる建設は403と、 10 その部分の絶世世年44(テープ)401とそりちばい た。 (雪4 (c))

大いで、ガロ门ちほどお上び丘を用を裂406人、40 6 8モ県い、外和軍404モさび不変の配分を切り起て (節4(8))と共時に、純金な単は404そかして年 終酵菓子407上にリード部408の熱圧をを持った。 (#4 (e))

角。この数4(d)に示す。が対リードと登場してリー ドフレーム全体を文人でいるのだお204を含む不量の 部分を切り回しは、智力対比した比に行っても良い。こ (8 の場合には、送水の草原リードフレームを吊いたQFP パッケージギのようにダムバー (BRしていない) モゴ けると良い。リードは410モキ森和菓子411へ存在 した彼。クイヤー414により、キョルステのオテ(パ マド) 411人とリート第410の内型属テ410人と を電気的に経典した。(84(1)) その後。所定の全型を吊い、エボキシボの管理415で リード書も10の万年以子郎4108のみそ月出てせ で、全井を封止した。(即4(g))

ここでは、背景の主型(なぶしていない)を思いたが

死之の面(外部電子部)も見しが耳り止てまれば、デエ しもを登録を載としない。次いで、森田されているの数 ロ子郎410日よに半任ベーストをスクリーン印制によ り生布し、平田(ペースト)からならの武章権616モ 作型し、本見味の影響対入止型単端作品度を作型した。 (604 (h))

1

母。4.田からなる方郎交塔()6.の作者に、スクリーン 印制に発定されるものではなく、リフローまたはポッチ イングあでも、色質芸術と半端は名字との月底にど見な

[0012]

【発明の30条】 本見明は、上記のように、 更なら前22月 止型申請は製造の本意性化。其業就化が求められる状況 のもと、中間体質量パッケージサイズにおけるテップの さ有助を上げ。 単級体量者の小型化に対応をせ、 田林基 低への大な面離を症状できる。即ち、回算基底への大説 世底を向上させることができる温存品度の技術を可能と したものであり、在時に女皇のTSOP年の小型パッケ ージに個質であった更なろ多ピン化も実現した例像料止 型平式体状態の提供も可能としたものである。

【図面の京年な故郷】

【四1】其筋病の御難引入型半温弁を包の数類が色型及 UEMBUD

【日2】 大馬折のリードフレームの年回日


【図3】 実施料のリードフレームの製造工芸器

【節4】実施机の展路対止室中県体部側の製造工程節


【図 5】 実験例のリードフレームに絶及性を材を貼りつ けだ状態の平面図


【符号の説明】

100	医双对丘型中枢体区区
101	- 华发作业子
101A	電子部 (パッド部)
102	リード部
102A	* 内型电子器
102B	外部电子器
102C	かめりデドル
103	7 1 +
104	化型压电 料
105	. MAR
106	半田(ベースト) からなる方針
专报	
200	リードフレーム
203	外界唯干部
202	力学程子部
3 0 3	び戻りードロ
204	雅 和 集
205	nes
300	リードフレーム 早村
301	レジスト



* *** . . .





Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the

 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:
- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

er lighter and an arrangement and a

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

4

an integral structure together, thereby protecting the entire portion of the lead frame;

- (9) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

20

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encarsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT NATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an 5 associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

30

15

20

25

The Commence

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resim emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

λs mentioned above. the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions," and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase 25 resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

10

20

25

Statement was the street of the state of

In the fabrication process of the lead frame, the 15 etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m^2 for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B. (Fig. 4b). Also, portions of the insulating adhesive

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

···.

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in OFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S